PRTODAY / NewswireToday Free press release distribution service network

More news: Engineering
Written by / Agency / Source: Mentor Graphics Corporation

Check Ads Availability|e-mail Article


Are you the owner of this article?, Turn it PREMIUM with your LOGO instead - and make it 3rd party Ads-Free! within the next hour!

Mentor Graphics Drives Next-Generation, Low-Power Verification with UPF Successive Refinement Methodology - Mentor Graphics Corporation announced support for the Low Power Successive Refinement Methodology using Questa Power Aware Simulation and new capabilities in the Visualizer Debug Environment - Mentor.com
Mentor Graphics Drives Next-Generation, Low-Power Verification with UPF Successive Refinement Methodology

 

NewswireToday - /newswire/ - Wilsonville, OR, United States, 2015/09/09 - Mentor Graphics Corporation announced support for the Low Power Successive Refinement Methodology using Questa Power Aware Simulation and new capabilities in the Visualizer Debug Environment - Mentor.com. NASDAQ: MENT

   
 
Your Banner Ad Here instead - Showing along with ALL Articles covering Engineering Announcements

Replace these Affiliate Programs at ANYTIME! Your banner here within the next hour. Learn How!


 

• The Unified Power Format (UPF) Successive Refinement Methodology enables the incremental specification and early verification of power management intent;
• The Questa® Power Aware Simulation solution and Visualizer Debug Environment facilitate adoption of a Successive Refinement Methodology flow;
• ARM has demonstrated support for Successive Refinement in a complete IP to SoC design flow from verification to implementation.

Mentor Graphics Corporation today announced support for the Low Power Successive Refinement Methodology using Questa Power Aware Simulation and new capabilities in the Visualizer Debug Environment to dramatically improve verification re-use and productivity for low power designs using ARM technology®.

UPF, which specifies ‘power intent’ separate from the design, is used in both the verification and implementation stages of chip design. Traditional low power methodologies that focus on implementation start to break down as complex power management requirements increase. The Successive Refinement Methodology defines power intent more abstractly early in the design cycle, and refines/augments it in more detail as the design moves to implementation. This improves the overall verification process and the reuse of verification results at each step. The Successive Refinement Methodology focuses on dividing UPF into Constraint UPF for IP/blocks, Configuration UPF for verification and Implementation UPF. This enables soft IP and sub-systems to be developed from multiple sources (along with their power intent) and then quickly verified together to preserve equity in power verification.

The Successive Refinement Methodology was introduced into the UPF specification by John Biggs, senior principal research engineer, ARM and chair of IEEE1801. Mentor and ARM have worked closely on the Successive Refinement Methodology since its inception. This collaboration has resulted in ARM delivering Constraint UPF and example Configuration UPF for ARM IP for a flow verified with Questa Power Aware Simulation and completed through implementation (synthesis and place and route).

“Delivering increasingly energy-efficient processor IP, in the fast-paced markets that ARM operates in, leads to a constant demand for new process optimization tools,” said John Biggs, senior principal engineer, ARM and chair of IEEE1801. “By using the Successive Refinement Methodology, ARM is able to deliver IP built for low power applications alongside a UPF description of the technology-independent power intent. This allows our partners to dramatically reduce their low power verification cost and time.”

“Mentor has been driving low power standards from the inception with UPF. The collaboration with ARM that resulted in the Successive Refinement Methodology enables a much needed “shift-left” to address the growing complexities of low power verification,” said John Lenyo, vice president and general manager, Design Verification Technology Division, Mentor Graphics. “Questa Power Aware Simulation comes with native UPF2.1 support, automatic low power checks and coverage. Coupled with unique exploration of the power management structures and behaviors with the Visualizer Debug Environment, it accelerates and automates low power verification flows using the Successive Refinement Methodology.”

About the Questa Functional Verification platform
The Questa Functional Verification platform is a core technology in the Mentor® Enterprise Verification Platform (EVP) a platform that boosts productivity in ASIC and SoC functional verification by combining cutting-edge verification technologies in a cohesive verification platform.

Mentor Graphics and Questa are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.

About Mentor Graphics
Mentor Graphics Corporation (mentor.com) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year in excess of $1.24 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.

 
 
Your Banner Ad Here instead - Showing along with ALL Articles covering Engineering Announcements

Replace these Affiliate Programs at ANYTIME! Your banner here within the next hour. Learn How!


 

Written by / Agency / Source: Mentor Graphics Corporation

 
 

Availability: All Regions (Including Int'l)

 

Traffic Booster: [/] Quick Newswire Today Visibility Checker

 

Distribution / Indexing: [+] / [Company listed above is a registered member of our network. Content made possible by PRZOOM / PRTODAY indexing services]

 
 
# # #
 
 
  Your Banner Ad showing on ALL
Engineering articles,
CATCH Visitors via Your Competitors Announcements!


Mentor Graphics Drives Next-Generation, Low-Power Verification with UPF Successive Refinement Methodology

Company website links NOT available to basic submissions
It is OK to republish and/or LINK any newswire for any legitimate media purpose as long as you name Newswire Today and LINK as the source.
 
  Is this your article?
Activate ALL web links and social stream by Upgrading to Press Release PREMIUM Plan Now!

|
Publisher Contact: David Smith - Mentor.com 
503-685-1135 david_smith[.]mentor.com
 
Newswire Today - PRZOOM / PRTODAY disclaims any content contained in this article. If you need/wish to contact the company who published the current release, you will need to contact them - NOT us. Issuers of articles are solely responsible for the accuracy of their content. Our complete disclaimer appears here.
IMPORTANT INFORMATION: Issuance, publication or distribution of this press release in certain jurisdictions could be subject to restrictions. The recipient of this press release is responsible for using this press release and the information herein in accordance with the applicable rules and regulations in the particular jurisdiction. This press release does not constitute an offer or an offering to acquire or subscribe for any Mentor Graphics Corporation securities in any jurisdiction including any other companies listed or named in this release.

Engineering via RSSAdd NewswireToday - PRZOOM Headline News to FeedBurner
Find who RetweetFollow @NewswireTODAY



Are you the owner of this article?, Turn it PREMIUM with your LOGO instead - and make it 3rd party Ads-Free! within the next hour!


Read Latest Articles From Mentor Graphics Corporation / Company Profile


Read Engineering Most Recent Related Newswires:

Rockwell Automation to Showcase Plantwide Control Solutions and Technology at POWER-GEN International
Premier Autonomous Vehicle Conference of The Southeast - 2016 Florida Automated Vehicle Summit
AEgis Technologies, Inc. to Demonstrate Affordable Training Alternatives At I/ITSEC 2016
Mentor Graphics Announces New FloEFD Product with Unique Capabilities
Mentor Graphics Signs Agreement with ARM to Accelerate Early Hardware/Software Development
ABB Wins Order to Supply 1600 Transformers to Support Railway Expansion in India
Mentor Graphics Announces FloEFD Frontloading Computational Fluid Dynamics (CFD) Award Winners for 2016
Infineon Chip Solves Rubik's Cube in 637 Milliseconds
Seica to Distribute Mentor Graphics Process Preparation Tool for Flying Probe Test Systems
Mentor Graphics New FloMASTER Delivers Higher Accuracy, Extended Physics and Ease of Use
ABB Wins $40 Million Order to Enable Power Link in South China
Mentor Graphics Expands Mentor Embedded Linux Support for the Latest AMD Embedded G-series Family of Processors
GRAITEC and SigmaTEK Systems Sign A Partnership Agreement
Infineon Introduces Online Prototyping - Infineon Designer
Mentor Graphics Partners with Telemotive on Smart Charging Technology for Plug-in Vehicles

Boost Your Social Network
& Crowdfunding Campaigns


LIFETIME SOCIAL MEDIA WALL
NewswireToday Celebrates 10 Years in Business


PREMIUM Members


Visit  JobsWare.com

Visit  La Bella Bakery Artisan Bakery Arizona





 
  ©2016 Newswire Today — Limelon Advertising, Co.
Home | About | Advertise/Pricing | Contact | Investors | Privacy/TOS | Sitemap | FRANCAIS
newswire, PR free press releases distribution service magazines engine news alert newsroom press room breaking news public relations articles company news alerts newswiredistribution ezine bizentrepreneur biznewstoday digital business report market search pr firms agencies reports distri-bution today investor relation successful internet entrepreneurs newswire distribution prtoday.com freenewswiredistribution asianewstoday bizwiretoday USA pr UK today - NOT affiliated with PRNewswire as we declined their partnership offer in 2013
 
PRTODAY & NewswireTODAY are NOT affiliated with USA TODAY (usatoday.com)